VHDL and Verilog for Visual Studio

Documentation

V3S | Coding | Semantic Highlighting


Support

  VHDL
  Verilog

How to Access

Automatic action depending on context (eg, cursor position, settings, window focus, etc.)

Description

Code highlighting according to semantic analysis: Types, signals, ports, constants, etc. See   Syntax Highlighting for details!

© 2013 - 2017 by ViDE-Software Contact | Terms | Imprint